基于CPCIe高速总线的机载多核计算处理平台

doi:10.7527/S1000-6893.2021.25238

电子电气工程与控制

本期目录 | 过刊浏览 | 高级检索

前一篇 | 后一篇

基于CPCIe高速总线的机载多核计算处理平台

俞大磊, 崔西宁, 李成文, 刘婷婷, 周勇

航空工业西安航空计算技术研究所, 西安 710065

收稿日期:2021-01-11 修回日期:2021-02-18 发布日期:2021-04-21
通讯作者: 俞大磊 E-mail:282123582@qq.com
基金资助:
航空科学基金（2016ZC31003）

Multi-core computing and processing platform based on CPCIe high speed bus in airborne applications

YU Dalei, CUI Xining, LI Chengwen, LIU Tingting, ZHOU Yong

AVIC Xi'an Aeronautics Computing Technique Research Institute, Xi'an 710065, China

Received:2021-01-11 Revised:2021-02-18 Published:2021-04-21
Supported by:
Aeronautical Science Foundation of China (2016ZC31003)

摘要/Abstract

摘要： 由于中小型飞机航空电子系统对计算处理平台体积、功耗和重量方面的严格限制，有必要对计算处理平台进行高性能、小型化、低功耗的针对性设计。研究了一种基于CPCIe （CompactPCI Express）高速总线和多核处理器的机载计算处理平台架构，攻克了多核处理和CPCIe高速信号完整性在航空电子系统中的适应性问题，设计并实现了一款基于CPCIe高速总线的分布式机载多核计算处理平台，对CPCIe总线信号完整性进行了仿真和测试，最后在航空电子系统中对计算处理平台进行实施验证。相比于传统的联合式架构和综合模块化架构，计算处理平台的性能功耗比分别提升约7倍、5倍，性能体积比分别提升约24倍、2倍，性能重量比分别提升约15倍、1.7倍，可以满足中小型飞机航空电子系统对计算处理平台小型化、低功耗和高性能的需求，具有较好的工程应用参考价值，在航空领域具有广泛的应用前景。

关键词: CPCIe, 多核处理器, 计算处理平台, SMP, 信号完整性

Abstract: As the avionics system of small and medium aircraft has strict restrictions on the volume, power consumption and weight of the computing and processing platform, it is necessary to design the computing and processing platform with high performance, miniaturization and low power consumption. An airborne computing and processing platform architecture based on the CPCIe (CompactPCI Express) high-speed bus and multi-core processor is studied. The adaptability of multi-core processing and high-speed signal integrity to the avionics system is realized. A distributed airborne multi-core computing platform is designed and implemented based on the CPCIe high-speed bus. Signal integrity of the CPCIe bus is simulated and tested. The computing processing platform is implemented and verified in the avionics system. Compared with the traditional joint architecture and integrated modular architecture, the performance per watt of the platform proposed is improved to about 7 times and 5 times, the performance per cubic centimeter is improved to about 24 times and 2 times, and the performance per gram is improved to about 15 times and 1.7 times. The platform can meet the requirements of small and medium aircraft avionics system for miniaturization, low power consumption and high performance of the computing and processing platform, showing good applicability in the aviation field.

Key words: compactPCI express (CPCIe), multi-core processor, computing and processing platform, symmetrical multi-processing (SMP), signal integrity

中图分类号:

V247.1

俞大磊, 崔西宁, 李成文, 刘婷婷, 周勇. 基于CPCIe高速总线的机载多核计算处理平台[J]. 航空学报, 2022, 43(5): 325238-325238.

YU Dalei, CUI Xining, LI Chengwen, LIU Tingting, ZHOU Yong. Multi-core computing and processing platform based on CPCIe high speed bus in airborne applications[J]. ACTA AERONAUTICAET ASTRONAUTICA SINICA, 2022, 43(5): 325238-325238.

参考文献

[1] 任群. 基于CPCI总线的嵌入式计算机通用接口设计研究[J]. 西安文理学院学报(自然科学版), 2016, 19(1):20-22, 35. REN Q. Research on the design of embedded computer interface based on CPCI bus[J]. Journal of Xi'an University (Natural Science Edition), 2016, 19(1):20-22, 35(in Chinese).
[2] MOIR I, SEABRIDGE A G. Military Avionics Systems[M]. Chichester:John Wiley & Sons Ltd., 2006.
[3] MOIR I, SEABRIDGE A, JUKES M. Civil Avionics Systems[M]. Chichester:John Wiley & Sons Ltd., 2013.
[4] ARINC. Cabin standard enclosures-Modular rack principle (MRP)[S]. Annapolis:Aeronautical Radio, INC., 2012.
[5] AGROU H, GATTI M, SAINRAT P, et al. A design approach for predictable and efficient multi-core processor for avionics[C]//2011 IEEE/AIAA 30th Digital Avionics Systems Conference. Piscataway:IEEE Press, 2011:1-32.
[6] KIM H, RAJKUMAR R. Real-time cache management for multi-core virtualization[C]//Proceedings of the 13th International Conference on Embedded Software. Pittsburgh:ACM, 2016:15.
[7] JEAN X, FAURA D, GATTI M, et al. Ensuring robust partitioning in multicore platforms for IMA systems[C]//2012 IEEE/AIAA 31st Digital Avionics Systems Conference DASC. Piscataway:IEEE Press, 2012:13222073.
[8] LIU J, GUO JH. Energy efficient scheduling of real-time tasks on multi-core processors with voltage islands[J]. Future Generation Computer System, 2016, 56:202-210.
[9] HAN S, JIN H W. Full virtualization based ARINC 653 partitioning[C]//2011 IEEE/AIAA 30th Digital Avionics Systems Conference. Piscataway:IEEE Press, 2011:1-39.
[10] YAO G, PELLIZZONI R, BAK S, et al. Memory-centric scheduling for multicore hard real-time systems[J]. Real-Time Systems, 2012, 48(6):681-715.
[11] FUCHSEN R. How to address certification for multi-core based IMA platforms:current status and potential solutions[C]//29th Digital Avionics Systems Conference. Piscataway:IEEE Press, 2010:5.E.3-1.
[12] AEEC. ARINC specification 653P1-4 avionics application software standard interface set[S]. Bowie:SAE-ITC, 2015.
[13] VxWorks 6533.0 multi-core edition[EB/OL].(2015-05-15)[2021-01-11]. http://www.windriver.com.
[14] 秦涛, 周强, 刘亚斌. CPCIe X1适配卡的关键技术[J]. 计算机工程与设计, 2015, 36(1):263-267. QIN T, ZHOU Q, LIU Y B. Key technique of CPCIe X1 adapter[J]. Computer Engineering and Design, 2015, 36(1):263-267(in Chinese).
[15] 徐健, 张建泉, 张健. 基于PCIE非透明桥的嵌入式异构平台设计[J]. 微电子学与计算机, 2018, 35(1):26-30. XU J, ZHANG J Q, ZHANG J. An application of PCIE non-transparent bridge on A heterogeneous platform[J]. Microelectronics & Computer, 2018, 35(1):26-30(in Chinese).
[16] PCI Special Interest Group.PCI express base specification revision 1.0a[EB/OL].(2014-07-21)[2021-01-11].http://netyi.net/Book.
[17] 周奇, 宣学雷, 贺光辉. 应用于FPGA的PCIe接口设计与验证[J]. 微电子学与计算机, 2019, 36(7):17-21. ZHOU Q, XUAN X L, HE G H. Design and verification of PCIE interface for FPGA[J]. Microelectronics & Computer, 2019, 36(7):17-21(in Chinese).
[18] ROTA L, CASELLE M, CHILINGARYAN S, et al. A PCIe DMA architecture for multi-gigabyte per second data transmission[J]. IEEE Transactions on Nuclear Science, 2015, 62(3):972-976.
[19] 许川佩, 李春丰, 张培源. PCI Express协议事务层设计与仿真[J]. 微电子学与计算机, 2018, 35(9):64-69. XU C P, LI C F, ZHANG P Y. The design and simulation of transaction layer of PCI express protocol[J]. Microelectronics & Computer, 2018, 35(9):64-69(in Chinese).
[20] NACUL A C, REGAZZONI F, LAJOLO M. Hardware scheduling support in SMP architectures[C]//2007 Design, Automation & Test in Europe Conference & Exhibition. Piscataway:IEEE Press, 2007:1-6.
[21] YUAN Q B, BAO Y G, CHEN M Y, et al. A scalability analysis of the symmetric multiprocessing architecture in multi-core system[C]//2009 IEEE International Conference on Networking, Architecture, and Storage. Piscataway:IEEE Press, 2009:231-234.
[22] SAIFULLAH A, AGRAWAL K, LU C Y, et all. Multi-core real-time scheduling for generalized parallel task models[C]//31st IEEE Real-Time Systems Symp. (RTSS). Piscataway:IEEE Press, 2010:217-226.
[23] 耶菲. 过孔桩线对信号完整性的影响以及解决[J]. 航空计算技术, 2018, 48(5):257-260. YE F. Inflence and solution of VIA stub to signal integrity[J]. Aeronautical Computing Technique, 2018, 48(5):257-260(in Chinese).

E-mail：hkxb@buaa.edu.cn

关于我们

期刊社服务

专业学科

封面文章

友情链接

主管单位：中国科学技术协会主办单位：中国航空学会北京航空航天大学

基于CPCIe高速总线的机载多核计算处理平台

Multi-core computing and processing platform based on CPCIe high speed bus in airborne applications

RichHTML

PDF (PC)

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价

[1]	何锋, 张立, 于思凡, 周璇. 基于网络演算的多窗口分区可调度性分析[J]. 航空学报, 2023, 44(2): 326581-326581.
[2]	罗泽雄, 曲国远, 严龙, 汤雪乾. 基于重要性抽样的时间触发调度表生成方法[J]. 航空学报, 2022, 43(3): 325209-325209.
[3]	李峭, 李佳, 熊华钢, 杨劲赫. 航空电子微距太赫兹互连DRR访问容量分析[J]. 航空学报, 2021, 42(6): 624082-624082.
[4]	陆遥, 李东生, 高杨. 基于序列趋势和集合距离的UAV态势相似性度量方法[J]. 航空学报, 2019, 40(3): 322453-322453.
[5]	郝玉锴, 崔西宁, 李雷雷, 杨琼. 机载嵌入式系统基准测试方法[J]. 航空学报, 2016, 37(4): 1327-1335.
[6]	王昱, 章卫国, 傅莉, 黄得刚, 李勇. 基于改进证据网络的空战动态态势估计方法[J]. 航空学报, 2015, 36(12): 3896-3909.
[7]	陈黎, 王中许, 武兆斌, 汪渤. 一种基于先期毁伤准则的防空火力优化分配[J]. 航空学报, 2014, 35(9): 2574-2582.
[8]	王国庆, 谷青范, 王淼, 张丽花. 新一代综合化航空电子系统构架技术研究[J]. 航空学报, 2014, 35(6): 1473-1486.
[9]	蒲小勃, 王月星, 邓宏平, 李巍. 视线跟踪系统中的分级瞳孔定位算法[J]. 航空学报, 2012, (6): 1052-1060.
[10]	周天然, 熊华钢. 航空电子系统混合实时任务的双层调度[J]. 航空学报, 2011, 32(6): 1067-1074.
[11]	卢毅;姜永华;翟龙军;李玉龙. 空舰导弹获取舰艇编队形状能力研究[J]. 航空学报, 2011, 32(1): 145-155.
[12]	卢毅;姜永华. 反舰导弹对目标选择的一种新方法[J]. 航空学报, 2010, 31(4): 778-784.
[13]	安金霞;朱纪洪;王国庆;薛晓翝. 多余度飞控计算机系统分级组合可靠性建模方法[J]. 航空学报, 2010, 31(2): 301-309.
[14]	经彤;康继昌;佟明安. 空战仿真中交互技术研究[J]. 航空学报, 2000, 21(3): 270-273.
[15]	姜长生;裘丽;孙隆和;戚建中. 武装直升机飞行控制系统和综合火/飞系统的组合智能控制[J]. 航空学报, 1997, 18(4): 401-406.