| [1] BARKER W, HALLIDAY D M, THOMA Y. Fault tolerance using dynamic reconfiguration on the POEtic tissue[J]. IEEE Transactions on Evolutionary Computation, 2007, 11(5):666-684.
[2] MANGE D, SIPPER M, MARCHAL P. Embryonic electronics[J]. Biosystems, 1999, 51(3):145-152.
[3] MANGE D, SIPPER M, STAUFFER A, et al. Toward robust integrated circuits:The embryonics approach[J]. Proceedings of the IEEE, 2000, 88(4):516-543.
[4] ZHANG Z, WANG Y R, YANG S S, et al. The research of self-repairing digital circuit based on embryonic cellular array[J]. Neural Computing and Applications, 2008, 17(2):145-151.
[5] SAMIE M, DRAGFFY G, TYRRELL A M, et al. Novel bio-inspired approach for fault-tolerant VLSI systems[J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(10):1878-1891.
[6] TU H. Comparisons of self-healing fault-tolerant computing schemes[C]//2010 World Congress on Engineering and Computer Science (WCECS 2010), 2010:87-92.
[7] ZHANG X G. Biologically inspired highly reliable electronic systems with self-healing cellular architecture[D]. Bristol:University of the West of England, 2005.
[8] 郝国锋, 王友仁, 张砦, 等. 可重构硬件芯片级故障定位与自主修复方法研究[J]. 电子学报, 2012, 40(2):384-388. HAO G F, WANG Y R, ZHANG Z, et al. In-chip fault localization and self-repairing method for reconfigurable hardware[J]. Acta Electronica Sinica, 2012, 40(2):384-388(in Chinese).
[9] 孙川, 王友仁, 张砦, 等. 可重构阵列自主容错方法研究[J]. 信息与控制, 2010, 39(5):568-573. SUN C, WANG Y R, ZHANG Z, et al. Self fault-tolerant reconfigurable array[J]. Information and Control, 2010, 39(5):568-573(in Chinese).
[10] ORTEGA C, TYRRELL A M. Self-repairing multi-cellular hardware:a reliability analysis[C]//5th European Conference on Artificial Life (ECAL), 1999:442-446.
[11] ORTEGA C, TYRRELL A M. Reliability analysis in self-repairing embryonic systems[C]//Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, 1999:120-128.
[12] 林勇, 罗文坚. n×n阵列胚胎电子系统应用中的优化设计问题分析[J]. 中国科学技术大学学报, 2007, 37(2):171-176. LIN Y, LUO W J. Analysis of optimization design in n*n array embryonic system applications[J]. Journal of University of Science and Technology of China, 2007, 37(2):171-176(in Chinese).
[13] 张砦, 王友仁. 基于可靠性分析的胚胎硬件容错策略选择方法[J]. 系统工程理论与实践, 2013, 33(1):236-242. ZHANG Z, WANG Y R. Guidelines to fault-tolerant strategy selection in embryonics hardware based on reliability Analysis[J]. Systems Engineering-Theory & Practice, 2013, 33(1):236-242(in Chinese).
[14] 杜文志, 谭维炽. 针对FPGA内缺陷成团的电路可靠性设计研究[J]. 中国空间科学技术, 2004, 24(2):19-26. DU W Z, TAN W Z. Research on design of circuit reliability in FPGA with defect clustering[J]. Chinese Space Science and Technology, 2004, 24(2):19-26(in Chinese).
[15] GUPTA S, SHARMA A. Embryonics:A new family of coarse grained FPGA with self repair and self-reproducing properties[J]. International Journal of Electrical and Electronics Engineers, 2010, 2(1):31-43.
[16] SEFFRIN A, BIEDERMANN A. Cellular-array implementations of bio-inspired self-healing systems:state of the art and future perspectives[J]. Design Methodologies for Secure Embedded Systems:Lecture Notes in Electrical Engineering, 2011, 78:151-170.
[17] SZASZ C, CHINDRIS V. Development of hardware redundant embryonic structure for high reliability control applications[C]//12th International Conference on Optimization of Electrical and Electronic Equipment (OPTIM), 2010:728-733.
[18] BREMNER P, LIU Y, SAMIE M, et al. SABRE:A bio-inspired fault-tolerant electronic architecture[J]. Bioinspiration & Biomimetics, 2013, 8(1):1-16.
[19] XIE S D, WANG Y X. Construction of tree network with limited delivery latency in homogeneous wireless sensor networks[J]. Wireless Personal Communication, 2014, 78(1):231-246.
[20] 徐国培. 基于LUT的FPGA工艺映射算法的设计与实现[D]. 西安:西安电子科技大学, 2009. XU G P. Design and implementation of technology mapping algorithm in LUT-based FPGA[D]. Xi'an:Xidian University, 2009(in Chinese). |
CJA
